Inventor · disambiguated record
Dojun Rhee
Also filed as: RHEE DOJUN
12 granted patents·461 citations·filing 1996–2001
93Inventor score
Files withLSI LOGIC CORP12
Top patents by PatentIndex Score
12 records- 0190US6854082B1Unequal error protection Reed-Muller code generator and decoderLSI LOGIC CORP·Filed 2001·Granted Feb 8, 2005·48 cites·20 claims
- 0286US6807238B1Method and apparatus for decoding M-PSK turbo code using new approximation techniqueLSI LOGIC CORP·Filed 2001·Granted Oct 19, 2004·39 cites·26 claims
- 0381US6987543B1System to efficiently transmit two HDTV channels over satellite using turbo coded 8PSK modulation for DSS compliant receiversLSI LOGIC CORP·Filed 2000·Granted Jan 17, 2006·20 cites·20 claims
- 0480US6201563B1Trellis code modulation decoder structure for advanced digital television receiverLSI LOGIC CORP·Filed 1998·Granted Mar 13, 2001·70 cites·14 claims
- 0568US6269129B164/256 quadrature amplitude modulation trellis coded modulation decoderLSI LOGIC CORP·Filed 1998·Granted Jul 31, 2001·78 cites·41 claims
- 0664US5781569ADifferential trellis decoding for convolutional codesLSI LOGIC CORP·Filed 1996·Granted Jul 14, 1998·28 cites·15 claims
- 0763US5812603ADigital receiver using a concatenated decoder with error and erasure correctionLSI LOGIC CORP·Filed 1996·Granted Sep 22, 1998·53 cites·13 claims
- 0857US5708665ADigital receiver using equalization and block decoding with erasure and error correctionLSI LOGIC CORP·Filed 1996·Granted Jan 13, 1998·40 cites·14 claims
- 0953US6233712B1Apparatus and method for recovering information bits from a 64/256-quadrature amplitude modulation treliss coded modulation decoderLSI LOGIC CORP·Filed 1998·Granted May 15, 2001·38 cites·43 claims
- 1051US6421400B1System and method using polar coordinate representation for quantization and distance metric determination in an M-PSK demodulatorLSI LOGIC CORP·Filed 1999·Granted Jul 16, 2002·27 cites·4 claims
- 1143US5926489ANon-equalized digital receiver using block decoding with erasure and error correctionLSI LOGIC CORP·Filed 1996·Granted Jul 20, 1999·17 cites·17 claims
- 1232US6349117B1Recursive decoder architecture for binary block codesLSI LOGIC CORP·Filed 1998·Granted Feb 19, 2002·3 cites·5 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →