Inventor · disambiguated record
Lavanya Subramanian
Also filed as: SUBRAMANIAN LAVANYA
5 granted patents·4 pending applications·5 citations·filing 2013–2024
64Inventor score
Top patents by PatentIndex Score
9 records- 0177US9921839B1Coordinated thread criticality-aware memory schedulingSUBRAMANIAN LAVANYA·Filed 2016·Granted Mar 20, 2018·5 cites·22 claims
- 0252US11734174B2Low overhead, high bandwidth re-configurable interconnect apparatus and methodINTEL CORP·Filed 2019·Granted Aug 22, 2023·0 cites·19 claims
- 0351US2025238068A1Apparatus, system, and method for regulating power consumption of processors based on telemetry dataMETA PLATFORMS TECH LLC·Filed 2024·Application pending·0 cites
- 0451US2014052500A1Method and system for managing sustainability goals of an organizationINFOSYS LTD·Filed 2013·Application pending·0 cites
- 0543US10191689B2Systems and methods for page management using local page informationINTEL CORP·Filed 2016·Granted Jan 29, 2019·0 cites·20 claims
- 0641US2023142774A1Dynamic action-driven visual task flowAT & T IP I LP·Filed 2021·Application pending·0 cites
- 0740US10559348B2System, apparatus and method for simultaneous read and precharge of a memoryINTEL CORP·Filed 2018·Granted Feb 11, 2020·0 cites·20 claims
- 0839US2020285580A1Speculative memory activationINTEL CORP·Filed 2017·Application pending·0 cites
- 0934US10176124B2Scoreboard approach to managing idle page close timeout duration in memoryINTEL CORP·Filed 2017·Granted Jan 8, 2019·0 cites·25 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →