Inventor · disambiguated record
Davinder Aggarwal
Also filed as: AGGARWAL DAVINDER
9 granted patents·25 citations·filing 2003–2016
83Inventor score
Files withIBM3GOEL ASHISH KUMAR2ST MICROELECTRONICS PVT LTD2AGGARWAL DAVINDER1SICRONIC REMOTE KG LLC1
Top patents by PatentIndex Score
9 records- 0181US9292652B2Generic design rule checking (DRC) test case extractionIBM·Filed 2014·Granted Mar 22, 2016·6 cites·19 claims
- 0278US8875064B2Automated design rule checking (DRC) test case generationIBM·Filed 2013·Granted Oct 28, 2014·5 cites·16 claims
- 0363US7271616B2FPGA-based digital circuit for reducing readback timeST MICROELECTRONICS PVT LTD·Filed 2005·Granted Sep 18, 2007·4 cites·19 claims
- 0458US7350134B2Method and apparatus of reloading erroneous configuration data frames during configuration of programmable logic devicesSICRONIC REMOTE KG LLC·Filed 2003·Granted Mar 25, 2008·7 cites·35 claims
- 0550US7157935B2Method and device for configuration of PLDsST MICROELECTRONICS PVT LTD·Filed 2004·Granted Jan 2, 2007·1 cites·8 claims
- 0649US9990458B2Generic design rule checking (DRC) test case extractionIBM·Filed 2016·Granted Jun 5, 2018·0 cites·16 claims
- 0747USRE43081EMethod and device for configuration of PLDSGOEL ASHISH KUMAR·Filed 2008·Granted Jan 10, 2012·0 cites·28 claims
- 0840US7774682B2Processing configuration data framesGOEL ASHISH KUMAR·Filed 2008·Granted Aug 10, 2010·0 cites·37 claims
- 0935US7606969B2Programmable logic devicesAGGARWAL DAVINDER·Filed 2004·Granted Oct 20, 2009·2 cites·22 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →