Inventor · disambiguated record
Frederic C. Amerson
Also filed as: AMERSON FREDERIC · AMERSON FREDERIC C
13 granted patents·789 citations·filing 1994–2010
94Inventor score
Top patents by PatentIndex Score
13 records- 0197US6379022B1Auxiliary illuminating device having adjustable color temperatureHEWLETT PACKARD CO·Filed 2000·Granted Apr 30, 2002·222 cites·32 claims
- 0296US5946190ADucted high aspect ratio heatsink assemblyHEWLETT PACKARD CO·Filed 1997·Granted Aug 31, 1999·86 cites·6 claims
- 0390US7084910B2System and method for using multiple images in a digital image capture deviceHEWLETT PACKARD DEVELOPMENT CO·Filed 2002·Granted Aug 1, 2006·51 cites·26 claims
- 0482US5721498ABlock segmentation of configuration lines for fault tolerant programmable logic deviceHEWLETT PACKARD CO·Filed 1995·Granted Feb 24, 1998·38 cites·19 claims
- 0574US8023307B1Peripheral signal handling in extensible three dimensional circuitsHEWLETT PACKARD DEVELOPMENT CO·Filed 2010·Granted Sep 20, 2011·5 cites·15 claims
- 0674US5778219AMethod and system for propagating exception status in data registers and for detecting exceptions from speculative operations with non-speculative operationsHEWLETT PACKARD CO·Filed 1996·Granted Jul 7, 1998·68 cites·20 claims
- 0774US5689653AVector memory operationsHEWLETT PACKARD CO·Filed 1995·Granted Nov 18, 1997·73 cites·20 claims
- 0872US5692169AMethod and system for deferring exceptions generated during speculative executionHEWLETT PACKARD CO·Filed 1994·Granted Nov 25, 1997·56 cites·19 claims
- 0972US5564031ADynamic allocation of registers to procedures in a digital computerHEWLETT PACKARD CO·Filed 1996·Granted Oct 8, 1996·69 cites·9 claims
- 1065US5721865AInformation processing apparatus with prefetch control for prefetching data structure from memory through cache memoryHITACHI LTD·Filed 1996·Granted Feb 24, 1998·49 cites·15 claims
- 1160US5475823AMemory processor that prevents errors when load instructions are moved in the execution sequenceHEWLETT PACKARD CO·Filed 1994·Granted Dec 12, 1995·34 cites·9 claims
- 1258US5615386AComputer architecture for reducing delays due to branch instructionsHEWLETT PACKARD CO·Filed 1996·Granted Mar 25, 1997·37 cites·9 claims
- 1331US5945841ABlock segmentation of configuration lines for fault tolerant programmable logic deviceHEWLETT PACKARD CO·Filed 1997·Granted Aug 31, 1999·1 cites·6 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →