Inventor · disambiguated record
Taichi Hirao
Also filed as: HIRAO TAICHI
5 granted patents·3 pending applications·1 citations·filing 2009–2021
63Inventor score
Technology areasG06F
Top patents by PatentIndex Score
8 records- 0155US9535841B2Cache memory and cache memory control unitHIRAO TAICHI·Filed 2010·Granted Jan 3, 2017·1 cites·19 claims
- 0251US10102132B2Data transfer in a multiprocessor using a shared cache memorySONY CORP·Filed 2016·Granted Oct 16, 2018·0 cites·9 claims
- 0347US9747211B2Cache memory, cache memory control unit, and method of controlling the cache memorySONY CORP·Filed 2016·Granted Aug 29, 2017·0 cites·15 claims
- 0447US9336148B2Cache memory, cache memory control unit, and method of controlling the cache memorySONY CORP·Filed 2014·Granted May 10, 2016·0 cites·8 claims
- 0544US2010030966A1Cache memory and cache memory control apparatusSONY CORP·Filed 2009·Application pending·0 cites
- 0640US2023376449A1Signal processing deviceSONY SEMICONDUCTOR SOLUTIONS CORP·Filed 2021·Application pending·0 cites
- 0737US2011238953A1Instruction fetch apparatus and processorSONY CORP·Filed 2011·Application pending·0 cites
- 0833US8650385B2Instruction fetch apparatus, processor and program counter addition control methodKAI HITOSHI·Filed 2011·Granted Feb 11, 2014·0 cites·5 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →