Inventor · disambiguated record
Bruce Gregory Warren
Also filed as: WARREN BRUCE G · WARREN BRUCE GREGORY
32 granted patents·4 pending applications·1,558 citations·filing 1994–2024
98Inventor score
Files withEMULEX DESIGN & MFG CORP13INTERMEC IP CORP11SAMSUNG ELECTRONICS CO LTD3EMULEX CORP2INTEL CORP2
Top patents by PatentIndex Score
36 records- 0195US5940509AMethod and apparatus for controlling country specific frequency allocationINTERMEC IP CORP·Filed 1997·Granted Aug 17, 1999·233 cites·15 claims
- 0295US5495500AHomodyne radio architecture for direct sequence spread spectrum data receptionINTERMEC CORP·Filed 1994·Granted Feb 27, 1996·255 cites·20 claims
- 0393US12137001B2Scalable protocol-agnostic reliable transportINTEL CORP·Filed 2021·Granted Nov 5, 2024·4 cites·18 claims
- 0493US7397788B2Methods and apparatus for device zoning in fibre channel arbitrated loop systemsEMULEX DESIGN & MFG CORP·Filed 2003·Granted Jul 8, 2008·107 cites·7 claims
- 0591US5912921AConcurrent multiple data rate communications in a wireless local area networkINTERMEC IP CORP·Filed 1997·Granted Jun 15, 1999·255 cites·33 claims
- 0690US7382790B2Methods and apparatus for switching fibre channel arbitrated loop systemsEMULEX DESIGN & MFG CORP·Filed 2003·Granted Jun 3, 2008·83 cites·6 claims
- 0788US7586850B2Prevention of head of line blocking in a multi-rate switched Fibre Channel loop attached systemEMULEX DESIGN & MFG CORP·Filed 2005·Granted Sep 8, 2009·21 cites·16 claims
- 0888US6327312B1RF narrowband/wideband discriminating system for spread spectrum signal differentiationINTERMEC IP CORP·Filed 1998·Granted Dec 4, 2001·203 cites·20 claims
- 0985US12190405B2Direct memory writes by network interface of a graphics processing unitINTEL CORP·Filed 2022·Granted Jan 7, 2025·1 cites·20 claims
- 1084US5946344AMultiple-rate direct sequence architecture utilizing a fixed chipping rate and variable spreading code lengthsINTERMEC IP CORP·Filed 1997·Granted Aug 31, 1999·89 cites·26 claims
- 1183US7743178B2Method and apparatus for SATA tunneling over fibre channelEMULEX DESIGN & MFG CORP·Filed 2005·Granted Jun 22, 2010·22 cites·17 claims
- 1282US7664018B2Methods and apparatus for switching fibre channel arbitrated loop devicesEMULEX DESIGN & MFG CORP·Filed 2003·Granted Feb 16, 2010·40 cites·14 claims
- 1381US7839865B2Dynamically controlling fair access to a system packet interface attached switch enclosureEMULEX DESIGN & MFG CORP·Filed 2005·Granted Nov 23, 2010·10 cites·18 claims
- 1475US8726086B2Generation of simulated errors for high-level system validationEMULEX DESIGN & MFG CORP·Filed 2013·Granted May 13, 2014·3 cites·25 claims
- 1575US7630300B2Methods and apparatus for trunking in fibre channel arbitrated loop systemsEMULEX DESIGN & MFG CORP·Filed 2003·Granted Dec 8, 2009·23 cites·14 claims
- 1670US7876713B2Label switched routing in SAS expandersEMULEX DESIGN & MFG CORP·Filed 2007·Granted Jan 25, 2011·4 cites·38 claims
- 1770US7853741B2Tunneling SATA targets through fibre channelEMULEX DESIGN & MFG CORP·Filed 2005·Granted Dec 14, 2010·7 cites·12 claims
- 1869US7752343B2Method and apparatus for auto-protocol discrimination between fibre channel, SAS and SATA devicesEMULEX DESIGN & MFG CORP·Filed 2006·Granted Jul 6, 2010·6 cites·12 claims
- 1967US6075807AWindowed digital matched filter circuit for power reduction in battery-powered CDMA radiosINTERMEC IP CORP·Filed 1997·Granted Jun 13, 2000·38 cites·21 claims
- 2066US6320896B1RF receiver having frequency-hopping/direct-sequence spread spectrum signal discriminationINTERMEC IP CORP·Filed 1998·Granted Nov 20, 2001·36 cites·19 claims
- 2165US7660316B2Methods and apparatus for device access fairness in fibre channel arbitrated loop systemsEMULEX DESIGN & MFG CORP·Filed 2003·Granted Feb 9, 2010·10 cites·10 claims
- 2260US6005885AMethodology for discontinuous radio reception utilizing embedded frame length wordsINTERMEC IP CORP·Filed 1995·Granted Dec 21, 1999·28 cites·28 claims
- 2359US5703950AMethod and apparatus for controlling country specific frequency allocationINTERMEC CORP·Filed 1995·Granted Dec 30, 1997·38 cites·18 claims
- 2458US6005530ASwitched gain antenna for enhanced system performanceINTERMEC IP CORP·Filed 1997·Granted Dec 21, 1999·26 cites·15 claims
- 2558US2025260613A1Dynamic resilient linksSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 2656US2025267092A1Reliable multicast traffic in multi-path high-performance computing networksSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 2756US2025267065A1In-switch collective primitive processingSAMSUNG ELECTRONICS CO LTD·Filed 2024·Application pending·0 cites
- 2855US9110879B2Generation of simulated errors for high-level system validationEMULEX CORP·Filed 2014·Granted Aug 18, 2015·0 cites·20 claims
- 2947US9065742B2Snooping in SAS expander networksMIES CARL JOSEPH·Filed 2007·Granted Jun 23, 2015·0 cites·33 claims
- 3046US2015236937A1Monitoring in switch networksEMULEX CORP·Filed 2015·Application pending·0 cites
- 3145US8522080B2Generation of simulated errors for high-level system validationWARREN BRUCE GREGORY·Filed 2008·Granted Aug 27, 2013·0 cites·29 claims
- 3237US7813360B2Controlling device access fairness in switched fibre channel fabric loop attachment systemsEMULEX DESIGN & MFG CORP·Filed 2005·Granted Oct 12, 2010·0 cites·20 claims
- 3337US6009119AAdaptive power leveling of an RF transceiver utilizing information stored in non-volatile memoryINTERMEC IP CORP·Filed 1997·Granted Dec 28, 1999·11 cites·21 claims
- 3436US9400616B2Methodology for manipulation of SATA device access cyclesMIES CARL JOSEPH·Filed 2006·Granted Jul 26, 2016·0 cites·49 claims
- 3531US5982812AMethod and apparatus for monitoring frequency synthesizer locking timeINTERMEC IP CORP·Filed 1997·Granted Nov 9, 1999·3 cites·18 claims
- 3630US6118807AMethodology for received signal enhancement utilizing delay diversity processingINTERMEC IP CORP·Filed 1995·Granted Sep 12, 2000·2 cites·34 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →