Inventor · disambiguated record
Edvin Paparisto
Also filed as: PAPARISTO EDVIN
10 granted patents·33 citations·filing 2004–2013
84Inventor score
Technology areasG11C
Top patents by PatentIndex Score
10 records- 0171US7379339B2Device and procedure for measuring memory cell currentsINFINEON TECHNOLOGIES AG·Filed 2005·Granted May 27, 2008·9 cites·25 claims
- 0265US7675781B2Memory device, method for operating a memory device, and apparatus for use with a memory deviceINFINEON TECHNOLOGIES AG·Filed 2006·Granted Mar 9, 2010·6 cites·25 claims
- 0363US7548474B2Device for reading out a memory cell including a regulating circuit with parallel switching elements, and methodINFINEON TECHNOLOGIES AG·Filed 2006·Granted Jun 16, 2009·6 cites·23 claims
- 0460US9032140B2System and method for adaptive bit rate programming of a memory deviceINFINEON TECHNOLOGIES AG·Filed 2013·Granted May 12, 2015·2 cites·17 claims
- 0554US7236403B2Precharge arrangement for read access for integrated nonvolatile memoriesINFINEON TECHNOLOGIES AG·Filed 2004·Granted Jun 26, 2007·9 cites·9 claims
- 0652US9389999B2System and method for emulating an EEPROM in a non-volatile memory deviceKERN THOMAS·Filed 2012·Granted Jul 12, 2016·1 cites·22 claims
- 0737US9251864B2System and method for providing voltage supply protection in a memory deviceOTTERSTEDT JAN·Filed 2012·Granted Feb 2, 2016·0 cites·25 claims
- 0837US7643341B2Integrated circuit having a memory arrangementINFINEON TECHNOLOGIES AG·Filed 2007·Granted Jan 5, 2010·0 cites·24 claims
- 0936US9569354B2System and method to emulate an electrically erasable programmable read-only memoryINFINEON TECHNOLOGIES AG·Filed 2013·Granted Feb 14, 2017·0 cites·18 claims
- 1035US9190149B2Method and system for switchable erase or write operations in nonvolatile memoryOTTERSTEDT JAN·Filed 2012·Granted Nov 17, 2015·0 cites·8 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →