Inventor · disambiguated record
Sang Man Moh
Also filed as: MOH SANG M · MOH SANG MAN
10 granted patents·329 citations·filing 1991–2003
91Inventor score
Top patents by PatentIndex Score
10 records- 0188US6711643B2Method and apparatus for interrupt redirection for arm processorsKOREA ELECTRONICS TELECOMM·Filed 2001·Granted Mar 23, 2004·72 cites·2 claims
- 0273US6853588B2First-in first-out memory circuit and method for executing sameKOREA ELECTRONICS TELECOMM·Filed 2003·Granted Feb 8, 2005·20 cites·9 claims
- 0372US5790530AMessage-passing multiprocessor systemKOREA ELECTRONICS TELECOMM·Filed 1995·Granted Aug 4, 1998·95 cites·52 claims
- 0471US6415361B1Apparatus for controlling cache by using dual-port transaction buffersKOREA ELECTRONICS TELECOMM·Filed 2000·Granted Jul 2, 2002·21 cites·15 claims
- 0569US6023732AMessage transfer apparatus for controlling a message send in a packet switched interconnection networkKOREA ELECTRONICS TELECOMM·Filed 1997·Granted Feb 8, 2000·66 cites·3 claims
- 0666US6871237B2System for controlling data transfer protocol with a host bus interfaceKOREA ELECTRONICS TELECOMM·Filed 2003·Granted Mar 22, 2005·13 cites·16 claims
- 0755US7024498B2Apparatus for receiving data packet eliminating the need of a temporary memory and memory controller and method thereofKOREA ELECTRONICS TELECOMM·Filed 2003·Granted Apr 4, 2006·3 cites·10 claims
- 0847US5910178AMethod for controlling a message send in a packet-switched interconnection networkKOREA ELECTRONICS TELECOMM·Filed 1997·Granted Jun 8, 1999·21 cites·11 claims
- 0940US5181185AParallel multiplier using skip array and modified wallace treeSAMSUNG ELECTRONICS CO LTD·Filed 1991·Granted Jan 19, 1993·12 cites·7 claims
- 1032US6505289B1Apparatus and method for interconnecting 3-link nodes and parallel processing apparatus using the sameKOREA ELECTRONICS TELECOMM·Filed 1999·Granted Jan 7, 2003·6 cites·9 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →