Inventor · disambiguated record
Richard Michael Parent
Also filed as: PARENT RICHARD · PARENT RICHARD M · PARENT RICHARD MICHAEL
19 granted patents·496 citations·filing 1991–2009
96Inventor score
Files withCYPRESS SEMICONDUCTOR CORP6IBM6NANYA TECHNOLOGY CORP3INFINEON TECHNOLOGIES AG1JURASEK RYAN ANDREW1
Top patents by PatentIndex Score
19 records- 0194US7330388B1Sense amplifier circuit and method of operationCYPRESS SEMICONDUCTOR CORP·Filed 2005·Granted Feb 12, 2008·44 cites·20 claims
- 0294US7057960B1Method and architecture for reducing the power consumption for memory devices in refresh operationsCYPRESS SEMICONDUCTOR CORP·Filed 2003·Granted Jun 6, 2006·80 cites·27 claims
- 0392US6343044B1Super low-power generator system for embedded applicationsIBM·Filed 2000·Granted Jan 29, 2002·69 cites·18 claims
- 0491US7345946B1Dual-voltage wordline drive circuit with two stage dischargeCYPRESS SEMICONDUCTOR CORP·Filed 2005·Granted Mar 18, 2008·31 cites·10 claims
- 0590US6618314B1Method and architecture for reducing the power consumption for memory devices in refresh operationsCYPRESS SEMICONDUCTOR CORP·Filed 2002·Granted Sep 9, 2003·49 cites·24 claims
- 0686US6341097B1Selective address space refresh modeIBM·Filed 2001·Granted Jan 22, 2002·41 cites·20 claims
- 0781US6396324B1Clock system for an embedded semiconductor memory unitIBM·Filed 2000·Granted May 28, 2002·30 cites·39 claims
- 0875US6349067B1System and method for preventing noise cross contamination between embedded DRAM and system chipIBM·Filed 2001·Granted Feb 19, 2002·21 cites·18 claims
- 0967US7313041B1Sense amplifier circuit and methodCYPRESS SEMICONDUCTOR CORP·Filed 2004·Granted Dec 25, 2007·15 cites·18 claims
- 1067US5255224ABoosted drive system for master/local word line memory architectureIBM·Filed 1991·Granted Oct 19, 1993·27 cites·29 claims
- 1166US7095642B1Method and circuit for reducing defect current from array element failures in random access memoriesCYPRESS SEMICONDUCTOR CORP·Filed 2004·Granted Aug 22, 2006·14 cites·15 claims
- 1266US6046953ADecoded autorefresh mode in a DRAMSIEMENS AG·Filed 1999·Granted Apr 4, 2000·24 cites·5 claims
- 1363US5998981AWeak inversion NMOS regulator with boosted gateIBM·Filed 1997·Granted Dec 7, 1999·19 cites·20 claims
- 1462US7876612B2Method for reducing leakage current of a memory and related deviceNANYA TECHNOLOGY CORP·Filed 2008·Granted Jan 25, 2011·4 cites·14 claims
- 1560US8269550B2Temperature and process driven referenceJURASEK RYAN ANDREW·Filed 2009·Granted Sep 18, 2012·4 cites·3 claims
- 1659US7940549B2DRAM positive wordline voltage compensation device for array device threshold voltage and voltage compensating method thereofNANYA TECHNOLOGY CORP·Filed 2009·Granted May 10, 2011·5 cites·17 claims
- 1759US6373769B1Decoded autofresh mode in a DRAMINFINEON TECHNOLOGIES AG·Filed 1997·Granted Apr 16, 2002·18 cites·6 claims
- 1847US7813209B2Method for reducing power consumption in a volatile memory and related deviceNANYA TECHNOLOGY CORP·Filed 2008·Granted Oct 12, 2010·1 cites·14 claims
- 1930US8102690B2Bank re-assignment in chip to reduce IR dropPARENT RICHARD MICHAEL·Filed 2009·Granted Jan 24, 2012·0 cites·4 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →