Inventor · disambiguated record
Kimihiro Satoh
Also filed as: SATOH KIMIHIRO
63 granted patents·7 pending applications·1,406 citations·filing 2001–2021
99Inventor score
Top patents by PatentIndex Score
70 records- 0199US9166154B2MTJ stack and bottom electrode patterning process with ion beam etching using a single maskAVALANCHE TECHNOLOGY INC·Filed 2013·Granted Oct 20, 2015·47 cites·14 claims
- 0299US8883520B2Redeposition control in MRAM fabrication processSATOH KIMIHIRO·Filed 2012·Granted Nov 11, 2014·72 cites·4 claims
- 0399US8574928B2MRAM fabrication method with sidewall cleaningSATOH KIMIHIRO·Filed 2012·Granted Nov 5, 2013·131 cites·14 claims
- 0498US9070869B2Fabrication method for high-density MRAM using thin hard maskAVALANCHE TECHNOLOGY INC·Filed 2013·Granted Jun 30, 2015·29 cites·19 claims
- 0598US8975089B1Method for forming MTJ memory elementAVALANCHE TECHNOLOGY INC·Filed 2013·Granted Mar 10, 2015·40 cites·20 claims
- 0698US8962349B1Method of manufacturing magnetic tunnel junction memory elementAVALANCHE TECHNOLOGY INC·Filed 2013·Granted Feb 24, 2015·38 cites·20 claims
- 0798US8772888B2MTJ MRAM with stud patterningJUNG DONG HA·Filed 2012·Granted Jul 8, 2014·224 cites·4 claims
- 0897US6670240B2Twin NAND device structure, array operations and fabrication methodHALO LSI INC·Filed 2002·Granted Dec 30, 2003·124 cites·38 claims
- 0997US6531350B2Twin MONOS cell fabrication method and array organizationHALO INC·Filed 2001·Granted Mar 11, 2003·142 cites·54 claims
- 1096US8975088B2MRAM etching processesAVALANCHE TECHNOLOGY INC·Filed 2013·Granted Mar 10, 2015·22 cites·9 claims
- 1196US8802451B2Method for manufacturing high density non-volatile magnetic memoryMALMHALL ROGER KLAS·Filed 2012·Granted Aug 12, 2014·64 cites·9 claims
- 1295US9812499B1Memory device incorporating selector element with multiple thresholdsAVALANCHE TECHNOLOGY INC·Filed 2016·Granted Nov 7, 2017·14 cites·15 claims
- 1395US8796795B2MRAM with sidewall protection and method of fabricationSATOH KIMIHIRO·Filed 2011·Granted Aug 5, 2014·23 cites·9 claims
- 1495US8709956B2MRAM with sidewall protection and method of fabricationSATOH KIMIHIRO·Filed 2011·Granted Apr 29, 2014·20 cites·13 claims
- 1595US8575584B2Resistive memory device having vertical transistors and method for making the sameSATOH KIMIHIRO·Filed 2011·Granted Nov 5, 2013·25 cites·23 claims
- 1695US8536063B2MRAM etching processesSATOH KIMIHIRO·Filed 2011·Granted Sep 17, 2013·21 cites·6 claims
- 1794US9373663B2Landing pad in peripheral circuit for magnetic random access memory (MRAM)AVALANCHE TECHNOLOGY INC·Filed 2013·Granted Jun 21, 2016·9 cites·19 claims
- 1894US8724380B1Method for reading and writing multi-level cellsAVALANCHE TECHNOLOGY INC·Filed 2013·Granted May 13, 2014·22 cites·21 claims
- 1992US9029822B2High density resistive memory having a vertical dual channel transistorAVALANCHE TECHNOLOGY INC·Filed 2013·Granted May 12, 2015·9 cites·10 claims
- 2091US9013045B2MRAM with sidewall protection and method of fabricationAVALANCHE TECHNOLOGY INC·Filed 2014·Granted Apr 21, 2015·11 cites·22 claims
- 2189US8878156B2Memory device having stitched arrays of 4 F2 memory cellsAVALANCHE TECHNOLOGY INC·Filed 2012·Granted Nov 4, 2014·8 cites·24 claims
- 2289US6900098B1Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2003·Granted May 31, 2005·33 cites·37 claims
- 2388US10153017B2Method for sensing memory element coupled to selector deviceAVALANCHE TECHNOLOGY INC·Filed 2016·Granted Dec 11, 2018·6 cites·12 claims
- 2488US7394703B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2006·Granted Jul 1, 2008·12 cites·1 claims
- 2587US9627438B1Three dimensional memory arrays and stitching thereofAVALANCHE TECHNOLOGY INC·Filed 2016·Granted Apr 18, 2017·5 cites·21 claims
- 2687US7170132B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2005·Granted Jan 30, 2007·10 cites·11 claims
- 2787US6756271B1Simplified twin monos fabrication method with three extra masks to standard CMOSHALO LSI INC·Filed 2003·Granted Jun 29, 2004·64 cites·56 claims
- 2885US9647032B2Spin-orbitronics device and applications thereofAVALANCHE TECHNOLOGY INC·Filed 2015·Granted May 9, 2017·4 cites·10 claims
- 2985US6759290B2Stitch and select implementation in twin MONOS arrayHALO LSI INC·Filed 2002·Granted Jul 6, 2004·31 cites·40 claims
- 3084US9209390B2Memory device having stitched arrays of 4 F2 memory cellsAVALANCHE TECHNOLOGY INC·Filed 2015·Granted Dec 8, 2015·3 cites·12 claims
- 3183US7006378B1Array architecture and operation methods for a nonvolatile memoryHALO LSI INC·Filed 2003·Granted Feb 28, 2006·31 cites·39 claims
- 3283US6825084B2Twin NAND device structure, array operations and fabrication methodHALO LSI INC·Filed 2003·Granted Nov 30, 2004·25 cites·13 claims
- 3382US7359250B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2006·Granted Apr 15, 2008·6 cites·8 claims
- 3481US10224367B2Selector device incorporating conductive clusters for memory applicationsAVALANCHE TECHNOLOGY INC·Filed 2016·Granted Mar 5, 2019·3 cites·20 claims
- 3580US9123575B1Semiconductor memory device having increased separation between memory elementsAVALANCHE TECHNOLOGY INC·Filed 2014·Granted Sep 1, 2015·5 cites·16 claims
- 3680US9082695B2Vialess memory structure and method of manufacturing sameSATOH KIMIHIRO·Filed 2011·Granted Jul 14, 2015·4 cites·8 claims
- 3780US7382659B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2006·Granted Jun 3, 2008·6 cites·1 claims
- 3878US7352033B2Twin MONOS array for high speed applicationHALO LSI INC·Filed 2005·Granted Apr 1, 2008·8 cites·5 claims
- 3977US7411247B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2007·Granted Aug 12, 2008·5 cites·6 claims
- 4076US7382662B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2006·Granted Jun 3, 2008·4 cites·3 claims
- 4176US7046556B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2005·Granted May 16, 2006·4 cites·1 claims
- 4274US8081515B2Trench monos memory cell and arraySATOH KIMIHIRO·Filed 2009·Granted Dec 20, 2011·4 cites·13 claims
- 4373US9029824B2Memory device having stitched arrays of 4 F2 memory cellsAVALANCHE TECHNOLOGY INC·Filed 2014·Granted May 12, 2015·2 cites·10 claims
- 4472US7391653B2Twin insulator charge storage device operation and its fabrication methodHALO LSI INC·Filed 2006·Granted Jun 24, 2008·5 cites·3 claims
- 4568US10522590B2Magnetic memory incorporating dual selectorsAVALANCHE TECHNOLOGY INC·Filed 2018·Granted Dec 31, 2019·2 cites·13 claims
- 4667US8633544B2Twin MONOS array for high speed applicationSATOH KIMIHIRO·Filed 2008·Granted Jan 21, 2014·4 cites·5 claims
- 4766US8890108B2Memory device having vertical selection transistors with shared channel structure and method for making the sameSATOH KIMIHIRO·Filed 2012·Granted Nov 18, 2014·1 cites·15 claims
- 4865US9548448B1Memory device with increased separation between memory elementsAVALANCHE TECHNOLOGY INC·Filed 2015·Granted Jan 17, 2017·2 cites·20 claims
- 4963US9112051B1Three-dimensional flash memory deviceAVALANCHE TECHNOLOGY INC·Filed 2014·Granted Aug 18, 2015·1 cites·8 claims
- 5063US8320175B2Magnetic booster for magnetic random access memoryMANI KRISHNAKUMAR·Filed 2010·Granted Nov 27, 2012·3 cites·19 claims
Showing the top 50 of 70 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →