Inventor · disambiguated record
Robert Alan Cargnoni
Also filed as: CARGNONI ROBERT A · CARGNONI ROBERT ALAN
50 granted patents·3 pending applications·1,910 citations·filing 1990–2021
99Inventor score
Top patents by PatentIndex Score
53 records- 0198US6499123B1Method and apparatus for debugging an integrated circuitADVANCED MICRO DEVICES INC·Filed 2000·Granted Dec 24, 2002·221 cites·5 claims
- 0298US5226126AProcessor having plurality of functional units for orderly retiring outstanding operations based upon its associated tagsNEXGEN MICROSYSTEMS·Filed 1990·Granted Jul 6, 1993·449 cites·8 claims
- 0393US5442757AComputer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interruptsNEXGEN INC·Filed 1993·Granted Aug 15, 1995·147 cites·56 claims
- 0491US7069494B2Application of special ECC matrix for solving stuck bit faults in an ECC protected mechanismIBM·Filed 2003·Granted Jun 27, 2006·48 cites·15 claims
- 0590US5781753ASemi-autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for speculative and out-of-order execution of complex instructionsADVANCED MICRO DEVICES INC·Filed 1995·Granted Jul 14, 1998·134 cites·61 claims
- 0689US6748501B2Microprocessor reservation mechanism for a hashed address systemIBM·Filed 2000·Granted Jun 8, 2004·59 cites·17 claims
- 0789US5768575ASemi-Autonomous RISC pipelines for overlapped execution of RISC-like instructions within the multiple superscalar execution units of a processor having distributed pipeline control for sepculative and out-of-order execution of complex instructionsADVANCED MICRO DEVICES INC·Filed 1995·Granted Jun 16, 1998·166 cites·19 claims
- 0887US8347036B2Empirically based dynamic control of transmission of victim cache lateral castoutsIBM·Filed 2009·Granted Jan 1, 2013·18 cites·44 claims
- 0987US7272773B2Cache directory array recovery mechanism to support special ECC stuck bit matrixIBM·Filed 2003·Granted Sep 18, 2007·46 cites·13 claims
- 1087US6996679B2Cache allocation mechanism for saving multiple elected unworthy members via substitute victimization and imputed worthiness of multiple substitute victim membersIBM·Filed 2003·Granted Feb 7, 2006·46 cites·22 claims
- 1185US8521982B2Load request scheduling in a cache hierarchyCARGNONI ROBERT A·Filed 2009·Granted Aug 27, 2013·26 cites·8 claims
- 1285US7047320B2Data processing system providing hardware acceleration of input/output (I/O) communicationIBM·Filed 2003·Granted May 16, 2006·40 cites·23 claims
- 1383US7849298B2Enhanced processor virtualization mechanism via saving and restoring soft processor/system statesIBM·Filed 2009·Granted Dec 7, 2010·10 cites·13 claims
- 1483US7454580B2Data processing system, processor and method of data processing that reduce store queue entry utilization for synchronizing operationsIBM·Filed 2006·Granted Nov 18, 2008·13 cites·19 claims
- 1582US6981083B2Processor virtualization mechanism via an enhanced restoration of hard architected statesIBM·Filed 2002·Granted Dec 27, 2005·32 cites·17 claims
- 1681US6950892B2Method and system for managing distributed arbitration for multicycle data transfer requestsIBM·Filed 2003·Granted Sep 27, 2005·29 cites·23 claims
- 1780US7055003B2Data cache scrub mechanism for large L2/L3 data cache structuresIBM·Filed 2003·Granted May 30, 2006·29 cites·24 claims
- 1879US7272664B2Cross partition sharing of state informationIBM·Filed 2002·Granted Sep 18, 2007·26 cites·15 claims
- 1978US8131935B2Virtual barrier synchronization cacheARIMILLI RAVI K·Filed 2009·Granted Mar 6, 2012·8 cites·19 claims
- 2077US6976148B2Acceleration of input/output (I/O) communication through improved address translationIBM·Filed 2003·Granted Dec 13, 2005·23 cites·23 claims
- 2176US6212629B1Method and apparatus for executing string instructionsADVANCED MICRO DEVICES INC·Filed 1998·Granted Apr 3, 2001·56 cites·22 claims
- 2273US5881265AComputer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interruptsADVANCED MICRO DEVICES INC·Filed 1995·Granted Mar 9, 1999·47 cites·17 claims
- 2371US8990640B2Selective posted data error detection based on request typeIBM·Filed 2012·Granted Mar 24, 2015·2 cites·21 claims
- 2468US7305526B2Method, system, and program for transferring data directed to virtual memory addresses to a device memoryIBM·Filed 2004·Granted Dec 4, 2007·13 cites·27 claims
- 2566US7360067B2Method and data processing system for microprocessor communication in a cluster-based multi-processor wireless networkIBM·Filed 2002·Granted Apr 15, 2008·9 cites·17 claims
- 2666US7089364B2System and method to stall dispatch of gathered store operations in a store queue using a timerIBM·Filed 2004·Granted Aug 8, 2006·11 cites·20 claims
- 2764US7117319B2Managing processor architected state upon an interruptIBM·Filed 2002·Granted Oct 3, 2006·9 cites·21 claims
- 2862US6983347B2Dynamically managing saved processor soft statesIBM·Filed 2002·Granted Jan 3, 2006·8 cites·17 claims
- 2961US7493417B2Method and data processing system for microprocessor communication using a processor interconnect in a multi-processor systemIBM·Filed 2002·Granted Feb 17, 2009·7 cites·18 claims
- 3061US7103721B2Cache allocation mechanism for biasing subsequent allocations based upon cache directory stateIBM·Filed 2003·Granted Sep 5, 2006·7 cites·15 claims
- 3160US6606666B1Method and system for controlling information flow between a producer and a buffer in a high frequency digital systemIBM·Filed 1999·Granted Aug 12, 2003·42 cites·22 claims
- 3260US5835946AHigh performance implementation of the load reserve instruction in a superscalar microprocessor that supports multi-level cache organizationsIBM·Filed 1996·Granted Nov 10, 1998·42 cites·7 claims
- 3359US7783842B2Cache coherent I/O communicationIBM·Filed 2003·Granted Aug 24, 2010·6 cites·20 claims
- 3459US7493478B2Enhanced processor virtualization mechanism via saving and restoring soft processor/system statesIBM·Filed 2002·Granted Feb 17, 2009·5 cites·19 claims
- 3559US7356568B2Method, processing unit and data processing system for microprocessor communication in a multi-processor systemIBM·Filed 2002·Granted Apr 8, 2008·5 cites·10 claims
- 3655US7359932B2Method and data processing system for microprocessor communication in a cluster-based multi-processor systemIBM·Filed 2002·Granted Apr 15, 2008·2 cites·10 claims
- 3754US9058178B2Selective posted data error detection based on request typeIBM·Filed 2013·Granted Jun 16, 2015·0 cites·10 claims
- 3854US7818364B2Method and data processing system for microprocessor communication in a cluster-based multi-processor systemIBM·Filed 2007·Granted Oct 19, 2010·0 cites·9 claims
- 3954US7039832B2Robust system reliability via systolic manufacturing level chip test operating real time on microprocessors/systemsIBM·Filed 2002·Granted May 2, 2006·3 cites·16 claims
- 4054US5682492AComputer processor with distributed pipeline control that allows functional units to complete operations out of order while maintaining precise interruptsADVANCED MICRO DEVICES INC·Filed 1995·Granted Oct 28, 1997·21 cites·54 claims
- 4153US7734877B2Method and data processing system for processor-to-processor communication in a clustered multi-processor systemIBM·Filed 2007·Granted Jun 8, 2010·0 cites·9 claims
- 4253US7698373B2Method, processing unit and data processing system for microprocessor communication in a multi-processor systemIBM·Filed 2008·Granted Apr 13, 2010·0 cites·10 claims
- 4351US7055002B2Integrated purge store mechanism to flush L2/L3 cache structure for improved reliabity and serviceabilityIBM·Filed 2003·Granted May 30, 2006·1 cites·21 claims
- 4445US12204832B2Logical clock connection in an integrated circuit designIBM·Filed 2021·Granted Jan 21, 2025·0 cites·22 claims
- 4544US6604145B1Method and system for controlling information flow in a high frequency digital system from a producer to a buffering consumer via an intermediate buffer and a shared data pathIBM·Filed 1999·Granted Aug 5, 2003·16 cites·39 claims
- 4644US2004139305A1Hardware-enabled instruction tracingIBM·Filed 2003·Application pending·0 cites
- 4744US2004139304A1High speed virtual instruction execution mechanismIBM·Filed 2003·Application pending·0 cites
- 4844US2004111593A1Interrupt handler prediction method and systemIBM·Filed 2002·Application pending·0 cites
- 4942US6598086B1Method and system for controlling information flow in a high frequency digital system from a producer to a buffering consumer via an intermediate bufferIBM·Filed 1999·Granted Jul 22, 2003·15 cites·24 claims
- 5036US8429382B2Information handling system including a multiple compute element processor with distributed data on-ramp data-off ramp topologyCARGNONI ROBERT ALAN·Filed 2008·Granted Apr 23, 2013·0 cites·20 claims
Showing the top 50 of 53 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →