Inventor · disambiguated record
Robert J. Proebsting
Also filed as: PROEBSTING ROBERT · PROEBSTING ROBERT J · PROEBSTING ROBERT JAMES
122 granted patents·4,482 citations·filing 1974–2015
99Inventor score
Files withINTEGRATED DEVICE TECH27MOSTEK CORP25TOWNSEND & TOWNSEND & CREW LLP25INTERGRAPH CORP6SUN MICROSYSTEMS INC6
Top patents by PatentIndex Score
122 records- 0199US6356485B1Merging write cycles by comparing at least a portion of the respective write cycle addressesINTEGRATED DEVICE TECH·Filed 2000·Granted Mar 12, 2002·346 cites·71 claims
- 0299US3969706ADynamic random access memory misfet integrated circuitMOSTEK CORP·Filed 1974·Granted Jul 13, 1976·192 cites·30 claims
- 0398US10049716B2Refresh request queuing circuitryINTELLECTUAL VENTURES I LLC·Filed 2015·Granted Aug 14, 2018·31 cites·12 claims
- 0498US6462998B1Programmable and electrically configurable latch timing circuitINTEGRATED DEVICE TECH·Filed 1999·Granted Oct 8, 2002·257 cites·87 claims
- 0598US6373753B1Memory array having selected word lines driven to an internally-generated boosted voltage that is substantially independent of VDDFiled 2000·Granted Apr 16, 2002·199 cites·61 claims
- 0698US5713005AMethod and apparatus for pipelining data in an integrated circuitTOWNSEND & TOWNSEND & CREW LLP·Filed 1995·Granted Jan 27, 1998·264 cites·68 claims
- 0798US4096402AMOSFET buffer for TTL logic input and method of operationMOSTEK CORP·Filed 1975·Granted Jun 20, 1978·122 cites·6 claims
- 0897US6462584B1Generating a tail current for a differential transistor pair using a capacitive device to project a current flowing through a current source device onto a node having a different voltage than the current source deviceINTEGRATED DEVICE TECH·Filed 2000·Granted Oct 8, 2002·144 cites·86 claims
- 0997US4061933AClock generator and delay stageMOSTEK CORP·Filed 1975·Granted Dec 6, 1977·76 cites·27 claims
- 1094US6208575B1Dynamic memory array bit line sense amplifier enabled to drive toward, but stopped before substantially reaching, a source of voltageFiled 2000·Granted Mar 27, 2001·93 cites·87 claims
- 1194US4510584AMOS Random access memory cell with nonvolatile storageMOSTEK CORP·Filed 1982·Granted Apr 9, 1985·71 cites·37 claims
- 1293US6240046B1Integrated circuit random access memory capable of reading either one or more than one data word in a single clock cycleINTEGRATED DEVICE TECH·Filed 2000·Granted May 29, 2001·73 cites·19 claims
- 1393US6104653AEquilibration circuit and method using a pulsed equilibrate signal and a level equilibrate signalINTEGRATED DEVICE TECH·Filed 1999·Granted Aug 15, 2000·106 cites·33 claims
- 1492US6282135B1Intializing memory cells within a dynamic memory array prior to performing internal memory operationsINTEGRATED DEVICE TECH·Filed 2000·Granted Aug 28, 2001·64 cites·38 claims
- 1592US6243779B1Noise reduction system and method for reducing switching noise in an interface to a large width busINTEGRATED DEVICE TECH·Filed 1996·Granted Jun 5, 2001·83 cites·32 claims
- 1692US6198682B1Hierarchical dynamic memory array architecture using read amplifiers separate from bit line sense amplifiersINTEGRATED DEVICE TECH·Filed 1999·Granted Mar 6, 2001·96 cites·91 claims
- 1792US5519344AFast propagation technique in CMOS integrated circuitsFiled 1994·Granted May 21, 1996·86 cites·15 claims
- 1892US4985643ASpeed enhancement technique for CMOS circuitsNAT SEMICONDUCTOR CORP·Filed 1990·Granted Jan 15, 1991·62 cites·29 claims
- 1991US6212109B1Dynamic memory array having write data applied to selected bit line sense amplifiers before sensing to write associated selected memory cellsINTEGRATED DEVICE TECH·Filed 1999·Granted Apr 3, 2001·96 cites·96 claims
- 2091US6154064ADifferential sense amplifier circuitFiled 1998·Granted Nov 28, 2000·88 cites·31 claims
- 2191US5274593AHigh speed redundant rows and columns for semiconductor memoriesINTERGRAPH CORP·Filed 1990·Granted Dec 28, 1993·86 cites·9 claims
- 2291US4061999ADynamic random access memory systemMOSTEK CORP·Filed 1975·Granted Dec 6, 1977·39 cites·20 claims
- 2390US4347447ACurrent limiting MOS transistor driver circuitMOSTEK CORP·Filed 1981·Granted Aug 31, 1982·37 cites·15 claims
- 2490US3969633ASelf-biased trinary input circuit for MOSFET integrated circuitMOSTEK CORP·Filed 1975·Granted Jul 13, 1976·40 cites·9 claims
- 2589US6163475ABit line cross-over layout arrangementFiled 1999·Granted Dec 19, 2000·77 cites·53 claims
- 2689US5926050ASeparate set/reset paths for time critical signalsTOWNSEND & TOWNSEND & CREW LLP·Filed 1997·Granted Jul 20, 1999·62 cites·18 claims
- 2788US6871261B1Integrated circuit random access memory capable of automatic internal refresh of memory arrayINTEGRATED DEVICE TECH·Filed 2001·Granted Mar 22, 2005·29 cites·63 claims
- 2888US4573146ATesting and evaluation of a semiconductor memory containing redundant memory elementsMOSTEK CORP·Filed 1982·Granted Feb 25, 1986·49 cites·9 claims
- 2988US4418403ASemiconductor memory cell margin test circuitMOSTEK CORP·Filed 1981·Granted Nov 29, 1983·43 cites·5 claims
- 3087US4714840AMOS transistor circuits having matched channel width and length dimensionsTHOMSON COMPONENTS MOSTEK CORP·Filed 1982·Granted Dec 22, 1987·30 cites·1 claims
- 3184US5343090ASpeed enhancement technique for CMOS circuitsNAT SEMICONDUCTOR CORP·Filed 1993·Granted Aug 30, 1994·33 cites·27 claims
- 3284US4412314ASemiconductor memory for use in conjunction with error detection and correction circuitMOSTEK CORP·Filed 1980·Granted Oct 25, 1983·35 cites·4 claims
- 3383US6804134B1Content addressable memory (CAM) devices having CAM array blocks therein that conserve bit line power during staged compare operationsINTEGRATED DEVICE TECH·Filed 2003·Granted Oct 12, 2004·23 cites·5 claims
- 3483US5572471ARedundancy scheme for memory circuitsTOWNSEND & TOWNSEND & CREW LLP·Filed 1995·Granted Nov 5, 1996·45 cites·2 claims
- 3583US4502140AGO/NO GO margin test circuit for semiconductor memoryMOSTEK CORP·Filed 1984·Granted Feb 26, 1985·32 cites·18 claims
- 3683US4156938AMOSFET Memory chip with single decoder and bi-level interconnect linesMOSTEK CORP·Filed 1975·Granted May 29, 1979·25 cites·7 claims
- 3782US6839256B1Content addressable memory (CAM) devices having dedicated mask cell sub-arrays therein and methods of operating sameINTEGRATED DEVICE TECH·Filed 2003·Granted Jan 4, 2005·29 cites·56 claims
- 3881US8417883B2Concurrent memory bank access and refresh request queuingPROEBSTING ROBERT J·Filed 2012·Granted Apr 9, 2013·4 cites·17 claims
- 3981US6856558B1Integrated circuit devices having high precision digital delay lines thereinINTEGRATED DEVICE TECH·Filed 2003·Granted Feb 15, 2005·18 cites·18 claims
- 4081US5978307AIntegrated circuit memory devices having partitioned multi-port memory arrays therein for increasing data bandwidth and methods of operating sameINTEGRATED DEVICE TECH·Filed 1998·Granted Nov 2, 1999·47 cites·43 claims
- 4179US7016211B2DRAM-based CAM cell with shared bitlinesINTEGRATED DEVICE TECH·Filed 2004·Granted Mar 21, 2006·25 cites·24 claims
- 4278US5999478AHighly integrated tri-port memory buffers having fast fall-through capability and methods of operating sameINTEGRATED DEVICE TECH·Filed 1998·Granted Dec 7, 1999·39 cites·43 claims
- 4378US5936905ASelf adjusting delay circuit and method for compensating sense amplifier clock timingTOWNSEND & TOWNSEND & CREW LLP·Filed 1997·Granted Aug 10, 1999·41 cites·28 claims
- 4477US6798629B1Overvoltage protection circuits that utilize capacitively bootstrapped variable voltagesINTEGRATED DEVICE TECH·Filed 2001·Granted Sep 28, 2004·22 cites·22 claims
- 4577US6549042B2Complementary data line driver circuits with conditional charge recycling capability that may be used in random access and content addressable memory devices and method of operating sameINTEGRATED DEVICE TECH·Filed 2001·Granted Apr 15, 2003·18 cites·46 claims
- 4677US6307417B1Integrated circuit output buffers having reduced power consumption requirements and methods of operating sameFiled 2000·Granted Oct 23, 2001·19 cites·33 claims
- 4777US5982700ABuffer memory arrays having nonlinear columns for providing parallel data access capability and methods of operating sameINTEGRATED DEVICE TECH·Filed 1998·Granted Nov 9, 1999·37 cites·29 claims
- 4876US6763406B1Noise reduction system and method for reducing switching noise in an interface to a large width busINTEGRATED DEVICE TECH·Filed 2001·Granted Jul 13, 2004·20 cites·88 claims
- 4975US7629813B2Dynamic refreshed receiver for proximity communicationSUN MICROSYSTEMS INC·Filed 2006·Granted Dec 8, 2009·6 cites·21 claims
- 5075US6266264B1Word line straps using two different layers of metalFiled 2000·Granted Jul 24, 2001·21 cites·15 claims
Showing the top 50 of 122 patent records by PatentIndex Score.
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →