Inventor · disambiguated record
Patrick Vuillod
Also filed as: VUILLOD PATRICK · VUILLOD PATRICK EMMANUEL
9 granted patents·2 pending applications·25 citations·filing 2009–2023
81Inventor score
Technology areasG06F
Top patents by PatentIndex Score
11 records- 0191US10740517B1Integrated circuit (IC) optimization using Boolean resynthesisSYNOPSYS INC·Filed 2018·Granted Aug 11, 2020·14 cites·9 claims
- 0285US11669665B1Application-specific integrated circuit (ASIC) synthesis based on lookup table (LUT) mapping and optimizationSYNOPSYS INC·Filed 2021·Granted Jun 6, 2023·4 cites·20 claims
- 0371US10839117B1Robust exclusive sum-of-product (ESOP) refactoringSYNOPSYS INC·Filed 2018·Granted Nov 17, 2020·2 cites·12 claims
- 0468US11010511B2Scalable boolean methods in a modern synthesis flowSYNOPSYS INC·Filed 2019·Granted May 18, 2021·1 cites·20 claims
- 0559US8549448B2Delay optimization during circuit design at layout levelVUILLOD PATRICK·Filed 2009·Granted Oct 1, 2013·4 cites·20 claims
- 0652US12175176B2Fast synthesis of logical circuit design with predictive timingSYNOPSYS INC·Filed 2022·Granted Dec 24, 2024·0 cites·17 claims
- 0749US11120184B2Satisfiability sweeping for synthesisSYNOPSYS INC·Filed 2020·Granted Sep 14, 2021·0 cites·20 claims
- 0848US2024078366A1Circuit design adjustments using redundant nodesSYNOPSYS INC·Filed 2023·Application pending·0 cites
- 0946US2023351082A1Satisfiability-based resubstitution for incremental mapped optimizationSYNOPSYS INC·Filed 2023·Application pending·0 cites
- 1045US10325051B2Exact delay synthesisSYNOPSYS INC·Filed 2018·Granted Jun 18, 2019·0 cites·12 claims
- 1143US10049174B2Exact delay synthesisSYNOPSYS INC·Filed 2016·Granted Aug 14, 2018·0 cites·20 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →