Inventor · disambiguated record
Bernard J. Pappert
Also filed as: PAPPERT BERNARD · PAPPERT BERNARD J
14 granted patents·3 pending applications·528 citations·filing 1986–2024
93Inventor score
Top patents by PatentIndex Score
17 records- 0194US6011734AFuseless memory repair system and method of operationMOTOROLA INC·Filed 1998·Granted Jan 4, 2000·140 cites·19 claims
- 0294US5929650AMethod and apparatus for performing operative testing on an integrated circuitMOTOROLA INC·Filed 1997·Granted Jul 27, 1999·155 cites·47 claims
- 0388US6167484AMethod and apparatus for leveraging history bits to optimize memory refresh performanceMOTOROLA INC·Filed 1998·Granted Dec 26, 2000·78 cites·31 claims
- 0488US5717700AMethod for creating a high speed scan-interconnected set of flip-flop elements in an integrated circuit to enable faster scan-based testingMOTOROLA INC·Filed 1995·Granted Feb 10, 1998·77 cites·33 claims
- 0583US6492686B1Integrated circuit having buffering circuitry with slew rate controlMOTOROLA INC·Filed 2000·Granted Dec 10, 2002·24 cites·15 claims
- 0672US6066971AIntegrated circuit having buffering circuitry with slew rate controlMOTOROLA INC·Filed 1997·Granted May 23, 2000·23 cites·21 claims
- 0766US8765607B2Active tiling placement for improved latch-up immunityRUTH ROBERT S·Filed 2011·Granted Jul 1, 2014·3 cites·14 claims
- 0856US2025280912A1Shock Absorbing Helmet Liner DevicePAPPERT BERNARD·Filed 2024·Application pending·0 cites
- 0955US12387589B2Battery enhancing vehicle internal temperature monitoring devicePAPPERT BERNARD·Filed 2023·Granted Aug 12, 2025·0 cites·19 claims
- 1053US12108675B1Seebeck effect renewable energy arrangementPAPPERT BERNARD·Filed 2024·Granted Oct 1, 2024·0 cites·11 claims
- 1150US6380760B1Integrated circuit for handling buffer contention and method thereofMOTOROLA INC·Filed 2000·Granted Apr 30, 2002·3 cites·3 claims
- 1243US2014264728A1Active Tiling Placement for Improved Latch-up ImmunityRUTH ROBERT S·Filed 2014·Application pending·0 cites
- 1340US4827441ABarrel shifterMOTOROLA INC·Filed 1986·Granted May 2, 1989·10 cites·14 claims
- 1439US5912562AQuiescent current monitor circuit for wafer level integrated circuit testingMOTOROLA INC·Filed 1997·Granted Jun 15, 1999·8 cites·24 claims
- 1537US4663546ATwo state synchronizerMOTOROLA INC·Filed 1986·Granted May 5, 1987·4 cites·7 claims
- 1633US6147510AIntegrated circuit for handling buffer contention and method thereofMOTOROLA INC·Filed 1998·Granted Nov 14, 2000·3 cites·13 claims
- 1732US2005285658A1Level shifter with reduced duty cycle variationSCHULMEYER KYLE C·Filed 2004·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →