Inventor · disambiguated record
Tseng-Yi Liu
Also filed as: LIU TSENG-YI
11 granted patents·27 citations·filing 2001–2013
86Inventor score
Technology areasG11C
Top patents by PatentIndex Score
11 records- 0179US8149624B1Method and apparatus for reducing read disturb in memoryHUNG CHUN-HSIUNG·Filed 2010·Granted Apr 3, 2012·6 cites·20 claims
- 0270US8527839B2On-the-fly repair method for memoryHUNG CHUN-HSIUNG·Filed 2011·Granted Sep 3, 2013·4 cites·15 claims
- 0368US8638618B2Decoder for NAND memoryHUNG SHUO-NAN·Filed 2011·Granted Jan 28, 2014·4 cites·20 claims
- 0462US8526235B2Method and apparatus for reducing read disturb in memoryHUNG CHUN-HSIUNG·Filed 2012·Granted Sep 3, 2013·2 cites·20 claims
- 0558US7859917B2Voltage regulation method and memory applying thereofMACRONIX INT CO LTD·Filed 2009·Granted Dec 28, 2010·3 cites·9 claims
- 0654US8139425B2Voltage regulation method and memory applying thereofCHEN HAN-SUNG·Filed 2010·Granted Mar 20, 2012·1 cites·14 claims
- 0746US8625343B2Method and apparatus for reducing read disturb in memoryHUNG CHUNG-HSIUNG·Filed 2010·Granted Jan 7, 2014·1 cites·20 claims
- 0844US8787078B2Method and apparatus for reducing read disturb in memoryMACRONIX INT CO LTD·Filed 2013·Granted Jul 22, 2014·0 cites·20 claims
- 0944US6438039B1Erasing device and method for flash memoryMACRONIX INT CO LTD·Filed 2001·Granted Aug 20, 2002·4 cites·12 claims
- 1039US6608499B2Method for compensating a threshold voltage of a neighbor bitMACRONIX INT CO LTD·Filed 2002·Granted Aug 19, 2003·2 cites·14 claims
- 1133US7215573B2Method and apparatus for reducing operation disturbanceSILICON STORAGE TECH INC·Filed 2005·Granted May 8, 2007·0 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →