Inventor · disambiguated record
Gavin J. Harbison
Also filed as: HARBISON GAVIN · HARBISON GAVIN J
13 granted patents·114 citations·filing 2003–2012
92Inventor score
Top patents by PatentIndex Score
13 records- 0192US7344932B2Use of silicon block process step to camouflage a false transistorHRL LAB LLC·Filed 2005·Granted Mar 18, 2008·19 cites·2 claims
- 0282US7049667B2Conductive channel pseudo block process and circuit to inhibit reverse engineeringRAYTHEON CO·Filed 2003·Granted May 23, 2006·25 cites·5 claims
- 0379US8258583B1Conductive channel pseudo block process and circuit to inhibit reverse engineeringCHOW LAP-WAI·Filed 2010·Granted Sep 4, 2012·4 cites·16 claims
- 0479US8168487B2Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineerCLARK JR WILLIAM M·Filed 2007·Granted May 1, 2012·9 cites·3 claims
- 0578US7242063B1Symmetric non-intrusive and covert technique to render a transistor permanently non-operableHRL LAB LLC·Filed 2004·Granted Jul 10, 2007·22 cites·16 claims
- 0678US6979606B2Use of silicon block process step to camouflage a false transistorRAYTHEON CO·Filed 2003·Granted Dec 27, 2005·19 cites·4 claims
- 0777US7935603B1Symmetric non-intrusive and covert technique to render a transistor permanently non-operableHRL LAB LLC·Filed 2007·Granted May 3, 2011·6 cites·15 claims
- 0867US8049281B1Symmetric non-intrusive and covert technique to render a transistor permanently non-operableHRL LAB LLC·Filed 2010·Granted Nov 1, 2011·2 cites·16 claims
- 0965US8679908B1Use of silicide block process to camouflage a false transistorCHOW LAP-WAI·Filed 2007·Granted Mar 25, 2014·2 cites·17 claims
- 1065US7888213B2Conductive channel pseudo block process and circuit to inhibit reverse engineeringHRL LAB LLC·Filed 2006·Granted Feb 15, 2011·2 cites·16 claims
- 1161US8564073B1Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineerCLARK JR WILLIAM M·Filed 2012·Granted Oct 22, 2013·1 cites·14 claims
- 1259US8524553B2Integrated circuit modification using well implantsCHOW LAP-WAI·Filed 2009·Granted Sep 3, 2013·1 cites·13 claims
- 1346US7514755B2Integrated circuit modification using well implantsHRL LAB LLC·Filed 2003·Granted Apr 7, 2009·2 cites·7 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →