Inventor · disambiguated record
Dharmesh Kishor Tirthdasani
Also filed as: TIRTHDASANI DHARMESH · TIRTHDASANI DHARMESH KISHOR
4 granted patents·3 citations·filing 2011–2012
59Inventor score
Top patents by PatentIndex Score
4 records- 0151US8667196B2Interconnect congestion reduction for memory-mapped peripheralsKOTHAMASU SRINIVASA RAO·Filed 2012·Granted Mar 4, 2014·1 cites·21 claims
- 0247US8923087B2Method and apparatus for decreasing leakage power consumption in power gated memoriesMEHTA ROMESHKUMAR BHARATKUMAR·Filed 2012·Granted Dec 30, 2014·2 cites·24 claims
- 0340US8947966B2Power gated memory device with power state indicationPALANIAPPAN SATHAPPAN·Filed 2012·Granted Feb 3, 2015·0 cites·19 claims
- 0426US8707133B2Method and apparatus to reduce a quantity of error detection/correction bits in memory coupled to a data-protected processor portPALANIAPPAN SATHAPPAN·Filed 2011·Granted Apr 22, 2014·0 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →