Inventor · disambiguated record
Roman Iwanczuk
Also filed as: IWANCZUK ROMAN
12 granted patents·658 citations·filing 1997–2000
94Inventor score
Files withXILINX INC12
Top patents by PatentIndex Score
12 records- 0197US6201406B1FPGA configurable by two types of bitstreamsXILINX INC·Filed 2000·Granted Mar 13, 2001·87 cites·20 claims
- 0296US6154048AStructure and method for loading narrow frames of data from a wide input busXILINX INC·Filed 2000·Granted Nov 28, 2000·73 cites·26 claims
- 0396US5920202AConfigurable logic element with ability to evaluate five and six input functionsXILINX INC·Filed 1997·Granted Jul 6, 1999·121 cites·11 claims
- 0493US6137307AStructure and method for loading wide frames of data from a narrow input busXILINX INC·Filed 1998·Granted Oct 24, 2000·71 cites·43 claims
- 0593US6069489AFPGA having fast configuration memory data readbackXILINX INC·Filed 1998·Granted May 30, 2000·80 cites·7 claims
- 0691US6124731AConfigurable logic element with ability to evaluate wide logic functionsXILINX INC·Filed 2000·Granted Sep 26, 2000·37 cites·6 claims
- 0788US6051992AConfigurable logic element with ability to evaluate five and six input functionsXILINX INC·Filed 1999·Granted Apr 18, 2000·44 cites·4 claims
- 0881US6362648B1Multiplexer for implementing logic functions in a programmable logic deviceXILINX INC·Filed 2000·Granted Mar 26, 2002·19 cites·35 claims
- 0978US6205574B1Method and system for generating a programming bitstream including identification bitsXILINX INC·Filed 1998·Granted Mar 20, 2001·84 cites·20 claims
- 1070US6201410B1Wide logic gate implemented in an FPGA configurable logic elementXILINX INC·Filed 1999·Granted Mar 13, 2001·20 cites·33 claims
- 1161US6097210AMultiplexer array with shifted input tracesXILINX INC·Filed 1998·Granted Aug 1, 2000·16 cites·9 claims
- 1256US6323681B1Circuits and methods for operating a multiplexer arrayXILINX INC·Filed 2000·Granted Nov 27, 2001·6 cites·14 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →