Inventor · disambiguated record
Robert E. Busch
Also filed as: BUSCH ROBERT E · BUSCH ROBERT EDWARD
24 granted patents·713 citations·filing 1987–2007
97Inventor score
Files withIBM24
Top patents by PatentIndex Score
24 records- 0196US4807195AApparatus and method for providing a dual sense amplifier with divided bit line isolationIBM·Filed 1987·Granted Feb 21, 1989·161 cites·21 claims
- 0295US6430073B1Dram CAM cell with hidden refreshIBM·Filed 2000·Granted Aug 6, 2002·95 cites·19 claims
- 0390US6208572B1Semiconductor memory device having resistive bitline contact testingIBM·Filed 2000·Granted Mar 27, 2001·75 cites·20 claims
- 0490US5530836AMethod and apparatus for multiple memory bank selectionIBM·Filed 1994·Granted Jun 25, 1996·83 cites·15 claims
- 0583US4992984AMemory module utilizing partially defective memory chipsIBM·Filed 1989·Granted Feb 12, 1991·44 cites·14 claims
- 0681US6760881B2Method for combining refresh operation with parity validation in a DRAM-based content addressable memory (CAM)IBM·Filed 2001·Granted Jul 6, 2004·30 cites·20 claims
- 0781US6687144B2High reliability content-addressable memory using shadow content-addressable memoryIBM·Filed 2003·Granted Feb 3, 2004·27 cites·2 claims
- 0879US6201750B1Scannable fuse latchesIBM·Filed 2000·Granted Mar 13, 2001·28 cites·19 claims
- 0977US6487101B1Use of search lines as global bitlines in a cam designIBM·Filed 2001·Granted Nov 26, 2002·24 cites·18 claims
- 1067US7120732B2Content addressable memory structureIBM·Filed 2004·Granted Oct 10, 2006·12 cites·22 claims
- 1165US5276846AFast access memory structureIBM·Filed 1992·Granted Jan 4, 1994·27 cites·9 claims
- 1265US5036495AMultiple mode-set for IC chipIBM·Filed 1989·Granted Jul 30, 1991·22 cites·8 claims
- 1364US6791855B2Redundant array architecture for word replacement in CAMIBM·Filed 2003·Granted Sep 14, 2004·11 cites·6 claims
- 1457US6728123B2Redundant array architecture for word replacement in CAMIBM·Filed 2002·Granted Apr 27, 2004·8 cites·4 claims
- 1554US6650561B2High reliability content-addressable memory using shadow content-addressable memoryIBM·Filed 2002·Granted Nov 18, 2003·7 cites·18 claims
- 1654US6501675B2Alternating reference wordline scheme for fast DRAMIBM·Filed 2001·Granted Dec 31, 2002·8 cites·16 claims
- 1752US5691660AClock synchronization scheme for fractional multiplication systemsIBM·Filed 1995·Granted Nov 25, 1997·27 cites·10 claims
- 1850US6941435B2Integrated circuit having register configuration setsIBM·Filed 2003·Granted Sep 6, 2005·2 cites·20 claims
- 1948US7117400B2Memory device with data line steering and bitline redundancyIBM·Filed 2002·Granted Oct 3, 2006·5 cites·26 claims
- 2046US7464217B2Design structure for content addressable memoryIBM·Filed 2007·Granted Dec 9, 2008·1 cites·8 claims
- 2143US6442055B1System and method for conserving power in a content addressable memory by providing an independent search line voltageIBM·Filed 2001·Granted Aug 27, 2002·3 cites·11 claims
- 2242US6760240B2CAM cell with interdigitated search and bit linesIBM·Filed 2002·Granted Jul 6, 2004·3 cites·19 claims
- 2341US7337268B2Content addressable memory structureIBM·Filed 2006·Granted Feb 26, 2008·0 cites·11 claims
- 2437US5633605ADynamic bus with singular central prechargeIBM·Filed 1995·Granted May 27, 1997·10 cites·11 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →