Inventor · disambiguated record
Tony S. El-Kik
Also filed as: EL-KIK TONY · EL-KIK TONY S
18 granted patents·2 pending applications·227 citations·filing 1998–2012
94Inventor score
Top patents by PatentIndex Score
20 records- 0174US7157932B2Adjusting settings of an I/O circuit for process, voltage, and/or temperature variationsAGERE SYSTEMS INC·Filed 2004·Granted Jan 2, 2007·18 cites·62 claims
- 0274US6427216B1Integrated circuit testing using a high speed data interface busAGERE SYST GUARDIAN CORP·Filed 1999·Granted Jul 30, 2002·34 cites·19 claims
- 0373US7755397B2Methods and apparatus for digital phase detection with improved frequency lockingAGERE SYSTEMS INC·Filed 2008·Granted Jul 13, 2010·8 cites·22 claims
- 0471US7032120B2Method and apparatus for minimizing power requirements in a computer peripheral device while in suspend state and returning to full operation state without loss of dataAGERE SYSTEMS INC·Filed 2002·Granted Apr 18, 2006·17 cites·24 claims
- 0571US6278307B1Method and apparatus for 50% duty-cycle programmable divided-down clock with even and odd divisor ratesAGERE SYST GUARDIAN CORP·Filed 2000·Granted Aug 21, 2001·18 cites·3 claims
- 0670US7231467B2Method and apparatus for providing an inter integrated circuit interface with an expanded address range and efficient priority-based data throughputAGERE SYSTEMS INC·Filed 2003·Granted Jun 12, 2007·16 cites·19 claims
- 0769US6278302B1Digital power-up reset circuitAGERE SYST GUARDIAN CORP·Filed 1999·Granted Aug 21, 2001·22 cites·17 claims
- 0867US6873650B1Transmission rate compensation for a digital multi-tone transceiverAGERE SYSTEMS INC·Filed 2000·Granted Mar 29, 2005·12 cites·19 claims
- 0962US7342983B2Apparatus and method for digitally filtering spurious transitions on a digital signalAGERE SYSTEMS INC·Filed 2004·Granted Mar 11, 2008·10 cites·12 claims
- 1060US6404780B1Synchronizing data transfer protocol across high voltage interfaceAGERE SYST GUARDIAN CORP·Filed 1998·Granted Jun 11, 2002·41 cites·17 claims
- 1156US7685454B2Signal buffering and retiming circuit for multiple memoriesAGERE SYSTEMS INC·Filed 2006·Granted Mar 23, 2010·4 cites·20 claims
- 1251US6744888B1Line interface circuit with event detection signalingAGERE SYSTEMS INC·Filed 1998·Granted Jun 1, 2004·19 cites·29 claims
- 1350US6753709B2Digital clock rate multiplier method and apparatusAGERE SYSTEMS INC·Filed 2002·Granted Jun 22, 2004·5 cites·20 claims
- 1443US9377996B2Parameterized digital dividerEL-KIK TONY S·Filed 2012·Granted Jun 28, 2016·0 cites·25 claims
- 1542US8664984B2Pulse synchronizer circuitEL-KIK TONY S·Filed 2012·Granted Mar 4, 2014·0 cites·8 claims
- 1638US2003126413A1Processor system including internal address generator for implementing single and burst data transfersFiled 2000·Application pending·0 cites
- 1731US2008054945A1Method and apparatus for loss-of-clock detectionEL-KIK TONY S·Filed 2006·Application pending·0 cites
- 1830US6999581B1Event detection circuitAGERE SYSTEMS INC·Filed 1998·Granted Feb 14, 2006·0 cites·13 claims
- 1929US6327649B1Apparatus for developing internal ROM code using a ROM bus external interfaceLUCENT TECHNOLOGIES INC·Filed 1999·Granted Dec 4, 2001·0 cites·6 claims
- 2029US6184807B1Glitch-free bi-phased encoderLUCENT TECHNOLOGIES INC·Filed 1998·Granted Feb 6, 2001·3 cites·12 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →