Inventor · disambiguated record
Andrew H. Gafken
Also filed as: GAFKEN ANDREW · GAFKEN ANDREW H
21 granted patents·2 pending applications·1,200 citations·filing 1995–2016
97Inventor score
Top patents by PatentIndex Score
23 records- 0196US6711675B1Protected boot flowINTEL CORP·Filed 2000·Granted Mar 23, 2004·153 cites·31 claims
- 0291US6026016AMethods and apparatus for hardware block locking in a nonvolatile memoryINTEL CORP·Filed 1998·Granted Feb 15, 2000·168 cites·38 claims
- 0388US7376870B2Self-monitoring and updating of firmware over a networkINTEL CORP·Filed 2004·Granted May 20, 2008·57 cites·16 claims
- 0488US6836853B1Non-volatile memory based monotonic counterINTEL CORP·Filed 1999·Granted Dec 28, 2004·58 cites·23 claims
- 0587US7213152B1Modular bios update mechanismINTEL CORP·Filed 2000·Granted May 1, 2007·57 cites·23 claims
- 0687US6622200B1Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architectureINTEL CORP·Filed 2000·Granted Sep 16, 2003·40 cites·21 claims
- 0786US5893135AFlash memory array with two interfaces for responding to RAS and CAS signalsINTEL CORP·Filed 1995·Granted Apr 6, 1999·63 cites·19 claims
- 0876US5778412AMethod and apparatus for interfacing a data bus to a plurality of memory devicesINTEL CORP·Filed 1995·Granted Jul 7, 1998·75 cites·33 claims
- 0974US6182188B1Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architectureINTEL CORP·Filed 1997·Granted Jan 30, 2001·55 cites·3 claims
- 1074US6119189ABus master transactions on a low pin count busINTEL CORP·Filed 1997·Granted Sep 12, 2000·65 cites·33 claims
- 1174US5991841AMemory transactions on a low pin count busINTEL CORP·Filed 1997·Granted Nov 23, 1999·68 cites·23 claims
- 1273US6131127AI/O transactions on a low pin count busINTEL CORP·Filed 1997·Granted Oct 10, 2000·62 cites·20 claims
- 1372US9158916B2Unauthorized access and/or instruction prevention, detection, and/or remediation, at least in part, by storage processorINTEL CORP·Filed 2012·Granted Oct 13, 2015·3 cites·22 claims
- 1472US7765409B2Modular BIOS update mechanismINTEL CORP·Filed 2007·Granted Jul 27, 2010·6 cites·26 claims
- 1572US6311290B1Methods of reliably allocating, de-allocating, re-allocating, and reclaiming objects in a symmetrically blocked nonvolatile memory having a bifurcated storage architectureINTEL CORP·Filed 1998·Granted Oct 30, 2001·60 cites·16 claims
- 1672US6157970ADirect memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel numberINTEL CORP·Filed 1997·Granted Dec 5, 2000·60 cites·25 claims
- 1772US5708799APCMCIA autoconfigure PC cardINTEL CORP·Filed 1996·Granted Jan 13, 1998·76 cites·6 claims
- 1864US7174416B2Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architectureINTEL CORP·Filed 2003·Granted Feb 6, 2007·7 cites·17 claims
- 1963US5937434AMethod of managing a symmetrically blocked nonvolatile memory having a bifurcated storage architectureINTEL CORP·Filed 1997·Granted Aug 10, 1999·41 cites·12 claims
- 2062US9367328B2Out-of-band host OS boot sequence verificationNEMIROFF DANIEL·Filed 2012·Granted Jun 14, 2016·1 cites·27 claims
- 2153US6151654AMethod and apparatus for encoded DMA acknowledgesINTEL CORP·Filed 1997·Granted Nov 21, 2000·25 cites·29 claims
- 2250US2016283721A1Out-of-band host os boot sequence verificationINTEL CORP·Filed 2016·Application pending·0 cites
- 2346US2006150247A1Protection of stored dataGAFKEN ANDREW·Filed 2004·Application pending·0 cites
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →