Inventor · disambiguated record
Jeffrey L. Rabe
Also filed as: RABE JEFFREY · RABE JEFFREY L
14 granted patents·628 citations·filing 1992–2005
95Inventor score
Technology areasG06F
Files withINTEL CORP14
Top patents by PatentIndex Score
14 records- 0186US6983339B1Method and apparatus for processing interrupts of a busINTEL CORP·Filed 2000·Granted Jan 3, 2006·49 cites·18 claims
- 0283US7343469B1Remapping I/O device addresses into high memory using GARTINTEL CORP·Filed 2000·Granted Mar 11, 2008·35 cites·13 claims
- 0383US5546548AArbiter and arbitration process for a dynamic and flexible prioritizationINTEL CORP·Filed 1993·Granted Aug 13, 1996·109 cites·33 claims
- 0480US5655127AMethod and apparatus for control of power consumption in a computer systemINTEL CORP·Filed 1996·Granted Aug 5, 1997·94 cites·18 claims
- 0580US5467295ABus arbitration with master unit controlling bus and locking a slave unit that can relinquish bus for other masters while maintaining lock on slave unitINTEL CORP·Filed 1992·Granted Nov 14, 1995·73 cites·23 claims
- 0674US7376782B2Index/data register pair for indirect register accessINTEL CORP·Filed 2005·Granted May 20, 2008·7 cites·12 claims
- 0768US5887194ALocking protocol for peripheral component interconnect utilizing master device maintaining assertion of lock signal after relinquishing control of bus such that slave device remains lockedINTEL CORP·Filed 1995·Granted Mar 23, 1999·44 cites·9 claims
- 0868US5761444AMethod and apparatus for dynamically deferring transactionsINTEL CORP·Filed 1995·Granted Jun 2, 1998·55 cites·10 claims
- 0966US5551044AMethod and apparatus for interrupt/SMI# orderingINTEL CORP·Filed 1994·Granted Aug 27, 1996·43 cites·11 claims
- 1056US5717873ADeadlock avoidance mechanism and method for multiple bus topologyINTEL CORP·Filed 1996·Granted Feb 10, 1998·33 cites·22 claims
- 1156US5664122AMethod and apparatus for sequencing buffers for fast transfer of data between busesINTEL CORP·Filed 1996·Granted Sep 2, 1997·34 cites·6 claims
- 1254US5740376ASignaling protocol for a peripheral component interconnectINTEL CORP·Filed 1997·Granted Apr 14, 1998·24 cites·8 claims
- 1348US5794070AMethod and apparatus for fast DMA transfer on an industry standard architecture (ISA) busINTEL CORP·Filed 1996·Granted Aug 11, 1998·27 cites·26 claims
- 1445US7100032B2Method and apparatus for identifying hardware compatibility and enabling stable software imagesINTEL CORP·Filed 2002·Granted Aug 29, 2006·1 cites·15 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →