Inventor · disambiguated record
Kin-Hooi Dia
Also filed as: DIA Kin-Hooi
7 granted patents·6 pending applications·14 citations·filing 2012–2025
75Inventor score
Top patents by PatentIndex Score
13 records- 0183US8970274B2Pulse latchesGEISLER JOSEPH PATRICK·Filed 2012·Granted Mar 3, 2015·11 cites·30 claims
- 0272US11714125B2Multi-bit flip-flop with power saving featureMEDIATEK INC·Filed 2021·Granted Aug 1, 2023·1 cites·17 claims
- 0365US9372233B2Scan test circuit with pulse generator for generating differential pulses to clock functional pathMEDIATEK SINGAPORE PTE LTD·Filed 2014·Granted Jun 21, 2016·2 cites·11 claims
- 0460US2025151391A1Logic cell with small cell delayMEDIATEK INC·Filed 2025·Application pending·0 cites
- 0557US12191310B2Logic cell with small cell delayMEDIATEK INC·Filed 2021·Granted Jan 7, 2025·0 cites·7 claims
- 0652US2025005256A1Standard cell topology with power/performance/area optimizationMEDIATEK INC·Filed 2024·Application pending·0 cites
- 0749US12081214B2Clock gating cellsMEDIATEK INC·Filed 2022·Granted Sep 3, 2024·0 cites·16 claims
- 0848US10361190B2Standard cell circuitriesMEDIATEK INC·Filed 2016·Granted Jul 23, 2019·0 cites·15 claims
- 0946US2023178537A1Semiconductor structure of hybrid cell arrayMEDIATEK INC·Filed 2022·Application pending·0 cites
- 1044US2023178557A1Semiconductor structure of logic cell with small cell delayMEDIATEK INC·Filed 2022·Application pending·0 cites
- 1142US2022343053A1Semiconductor structure of cell array with adaptive threshold voltageMEDIATEK INC·Filed 2022·Application pending·0 cites
- 1236US2023179187A1Semiconductor devices and multi-bit flip-flop circuits having an asymmetrical row structureMEDIATEK INC·Filed 2022·Application pending·0 cites
- 1330US8904252B2Scan test circuit with scan clockPATENT DIMITRY·Filed 2012·Granted Dec 2, 2014·0 cites·6 claims
Identity basis: PatentsView inventor disambiguation (2025Q4-odp release). How scoring works →